layer to instrument simulations. The scripts make it easier to observe, log, and debug designs with a full-system global perspective. The proposed framework complies to the SystemC/TLM standard.
The fifth paper, "MPSoC Software Debugging on Virtual Platforms via Execution Control with Event Graphs," addresses debugging as well, with a focus on identifying and testing concurrency-related bugs. The authors describe a framework with which it is possible to control the parallel execution of software in a running virtual prototype to expose potential data races. This is demonstrated on both shared and distributed memory systems.
In "A Framework for Interconnection-Aware Domain-Specific Many-Accelerator Synthesis," the authors introduce a configurable SystemC prototyping framework for a Hierarchical Network-on-Chip (HNoC) architecture targeting domain-specific manyaccelerators. Throughout an extensive experimental analysis, the paper reports significant performance improvements of the proposed HNoC scheme with respect to typical interconnection architectures.
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